Abstract: In this paper, a high-speed and low-power column-level Cyclic ADC design scheme is proposed for CMOS image sensors (CIS). The proposed 13-bit Cyclic ADC is made up of a four-loop ...